## BEST AVAILABLE COPY

DERWENT-ACC-NO:

2003-088410

DERWENT-WEEK:

200308

COPYRIGHT 2005 DERWENT INFORMATION LTD

TITLE:

Bus keeper circuit

INVENTOR: PARK, H J

PATENT-ASSIGNEE: PARK H J[PARKI]

PRIORITY-DATA: 2001KR-0002977 (January 18, 2001)

PATENT-FAMILY:

PUB-NO.

PUB-DATE

LANGUAGE

PAGES

MAIN-IPC

KR 2002061893 A

July 25, 2002

N/A

001

G06F 011/22

APPLICATION-DATA:

PUB-NO

APPL-DESCRIPTOR

APPL-NO

APPL-DATE

KR2002061893A

N/A

2001KR-0002977

January 18, 2001

INT-CL (IPC): G06F011/22

ABSTRACTED-PUB-NO: KR2002061893A

BASIC-ABSTRACT:

NOVELTY - A bus keeper circuit is provided to easily embody a circuit designed

as a three-state bus structure to an FPGA(Field Programmable Gate Array) and to

make the circuit carry out a stable operation by applying to the FPGA.

DETAILED DESCRIPTION - A NAND gate(46) generates a high level signal if one of

the enable signals(EN1-EN6) is the low level. A three-state driver(44) makes

the output signal of a flip-flop(42) feedback to the three-state bus and an

input terminal(D) of the flip-flop(40) by responding to the output signal of

the NAND gate of the low level. The flip-flop(42) stores the data

CIOINE THOMAT . . . . . .

BEST AVAILABLE COPY


the three-state driver by responding to a clock signal(CLK). In this case, the bus keeper circuit keeps the previous data stored in the flip-flop(42) because the data, transferred to the three-state bus from the function blocks, do not exist. The bus keeper circuit makes the flip-flop stores the data transferred to the three-state bus by responding to the clock signal and in case of not existing the data transferred to the three-state bus, transfers the data previously stored data output from the flip-flop by making the three-state driver enabled.

CHOSEN-DRAWING: Dwg.1/10

TITLE-TERMS: BUS KEEPER CIRCUIT

DERWENT-CLASS: T01

EPI-CODES: T01-G02A;



. .